UIII Library Digital Collections

Kundu, Santanu and Chattopadhyay, Santanu (2018) Network-on-Chip: The Next Generation of System-on-Chip Integration. 1st Edition ed. CRC Press, Boca Raton. ISBN 9781315216072

[thumbnail of Network-on-Chip.pdf] Text
Network-on-Chip.pdf - Accepted Version
Restricted to Registered users only
Available under License Creative Commons Attribution Non-commercial No Derivatives.

Download (5MB)
Official URL: https://doi.org/10.1201/9781315216072

Abstract

Addresses the Challenges Associated with System-on-Chip Integration

Network-on-Chip: The Next Generation of System-on-Chip Integration examines the current issues restricting chip-on-chip communication efficiency, and explores Network-on-chip (NoC), a promising alternative that equips designers with the capability to produce a scalable, reusable, and high-performance communication backbone by allowing for the integration of a large number of cores on a single system-on-chip (SoC). This book provides a basic overview of topics associated with NoC-based design: communication infrastructure design, communication methodology, evaluation framework, and mapping of applications onto NoC. It details the design and evaluation of different proposed NoC structures, low-power techniques, signal integrity and reliability issues, application mapping, testing, and future trends.

Utilizing examples of chips that have been implemented in industry and academia, this text presents the full architectural design of components verified through implementation in industrial CAD tools. It describes NoC research and developments, incorporates theoretical proofs strengthening the analysis procedures, and includes algorithms used in NoC design and synthesis. In addition, it considers other upcoming NoC issues, such as low-power NoC design, signal integrity issues, NoC testing, reconfiguration, synthesis, and 3-D NoC design.

This text comprises 12 chapters and covers:

The evolution of NoC from SoC—its research and developmental challenges
NoC protocols, elaborating flow control, available network topologies, routing mechanisms, fault tolerance, quality-of-service support, and the design of network interfaces
The router design strategies followed in NoCs
The evaluation mechanism of NoC architectures
The application mapping strategies followed in NoCs
Low-power design techniques specifically followed in NoCs
The signal integrity and reliability issues of NoC
The details of NoC testing strategies reported so far
The problem of synthesizing application-specific NoCs
Reconfigurable NoC design issues
Direction of future research and development in the field of NoC
Network-on-Chip: The Next Generation of System-on-Chip Integration covers the basic topics, technology, and future trends relevant to NoC-based design, and can be used by engineers, students, and researchers and other industry professionals interested in computer architecture, embedded systems, and parallel/distributed systems.

Item Type: Book
Subjects: Q Science > QA Mathematics > QA75 Electronic computers. Computer science
T Technology > T Technology (General)
T Technology > TA Engineering (General). Civil engineering (General)
Depositing User: Unnamed user with email lib@uiii.ac.id
Date Deposited: 26 Nov 2021 04:16
Last Modified: 26 Nov 2021 04:16
URI: http://digitalcollections.uiii.ac.id/id/eprint/796

Actions (login required)

View Item
View Item